

Importance of power planning

- Electronic circuits are usually regarded as manipulators of signals and information
- Frequently neglected is that they are also thermodynamic machines and the electrical manipulations incur a cost in power dissipation

Awareness of power tradeoffs is needed at the transistor/technology, circuit, and system level:

- Many performance parameters have a steep dependence on expended power
- For large, highly integrated systems it is easy to underestimate the engineering challenges of managing power delivery and heat removal



Microprocessor speed and power trend



Cray-2 supercomputer (1985)





- 4 processors
- 1.9 GFLOPS peak
- Clock speed 0.25GHz
- 2500kg
- 200kW

6	and the second s	11 A	- The - The -	200 - ARE	m south	the states i	ALT PROPERTY
		in let		Collin Longer	all and	millioner	at thereases
A DIN T	. W. W. man 14h art	tall cr	in this	me leton	- attillene'	Milling and	MA M Aman
	Martin Block	- halller	C.H.D.	militelan	mathan	Sal A lora	1.4 Marian
	A Content Alex	hall of	THE REAL	and Blann	Stalldari	SMILLIA and	SIGHTAG
	A Hanne Abre	milla	THURSDare	m A Laur	ma sa ma	ant HHart	1. Barry
1	A State Bar	Trailing Cr	The second	mille	in latati	- In d Clark	611 and
		111	10.4.477	nni e Maari	STATISTICS.	In a correct	THE WAY

Logic module

Power-aware design IFDPES 2018

P. O'Connor BML

Transistor power vs. speed and noise

- In analog CMOS, designer selects technology feature size, transistor geometry (gate length and width), transistor polarity (NMOS/PMOS), and bias current
- Current density (I/W) determines state of inversion (weak/moderate/strong)
- In deep submicron technologies, weak/moderate inversion is typical bias condition



Analog-to-digital conversion energy

- Figure-of-merit for AD converters (energy per conversion): $FOM = \frac{P_{diss}}{f_s}$
- Thermal limit: $\frac{P}{f_s} \ge 4 \cdot kT \cdot SNR$



Power-aware design

IFDPES 2018 P. O'Connor BML

Digital data link power



- in 90nm CMOS, more than 2,000,000 gates would need to switch to consume the energy an A/D conversion at 16b resolution
- It pays to take advantage of the availability of abundant digital resources to enhance the performance and precision of analog circuits
 - Mismatch correction
 - Nonlinearity correction
 - Correction of dynamic errors allowing the use of "mimimalistic" analog topologies

Single-transistor residue amplifier



B. Murmann, "A/D Converter Trends: Power dissipation, scaling and digitally assisted architectures", IEEE 2008 CICC 7-5-1 J. Hu et al., "a 9.4bit, 50MS/s, 1.44mW pipelined ADC using dynamic residue amplification", Dig. VLSI Circuits Symposium, Jun. 2008

Slide 8

Is there more efficient way to extract the information in the signal?



-- David Brady



Power-aware design

IFDPES 2018 P. O'Connor BML

Measurement of step height (CCD)

Dual-slope integrator (differential averager) is the matched filter for step waveform with white noise As long as the pixel frequency is greater than the 1/f noise corner, noise is within 5% of ideal



Power-aware design IFDPES 2018

P. O'Connor BML

LSST Raft Tower Module



Photons in – bits out

- - X X SAOImage ds9 File Edit View Frame Bin Zoom Scale Color Region WCS Analysis Help File Object Value WCS Physical Image 0.170 0.000 Frame 19 file edit help view frame zoom scale color region wcs bin linear log power square root squared asinh sinh histogram min max zscale 2.94e+04 3e+04 3.06e+04 3.12e+04 3.17e+04 3.23e+04 3.29e+04 3.35e+04 3.41e+04



CMOS peak detector



Power-aware design IFDPES 2018 P. O'Connor BML

Slide 12

Multichannel system – sharing of peak detectors

Peak detector per channel



Shared peak detector bank with activity detection



Power-aware design

IFDPES 2018 P. O'Connor BML



P. O'Connor, G. De Geronimo, A. Kandasamy, IEEE Trans. Nucl. Sci. 50(4), pp. 892-897 (Aug. 2003).

Peak- and time-detector with analog derandomization



Power-aware design IFDPES 2018

P. O'Connor BML

SCEPTER ASIC in MAIA Detector



Power-aware design IFDPES 2018

P. O'Connor BML

SCEPTER measurements



Dragone, A., De Geronimo, G., Fried, J., Kandasamy, A., O'Connor, P., Siddons, D. P., Corsi, F. (2006). Pile up rejection and multiple simultaneous events acquisition with the PDD ASIC. In Research in Microelectronics and Electronics 2006, Ph. D. (pp. 381-384). IEEE.

Analog centroid-finding filter

- Computes centroid of charge from split event
 - Applied to gas proportional chambers with charge-sharing across strips or wires
 - Generally applicable to any interpolating position-sensing readout
- Minimizes noise by using only those outputs containing centroid information
- Analog convolution of sequentially-switched samples with "N" filter: zero-crossing time proportional to first moment of the charge distribution
- Position accuracy and linearity significantly improved over resistive or RC charge division methods.



Impulse response







Analog centroid finder performance



x/L = 0.7





100µm

50µm

-100µm

ABSOLUTE POSITION ERROR

Power-aware design: key ideas

- Understand power-efficient transistor sizing/biasing in chosen technology
- Capture information content of signal with minimum-rate, minimum-resolution sampling
- Extract features in analog domain upstream of ADC
- Use analog buffering for derandomization
- Use activity detection and pooled resources
- Follow development of commercial sensor interfaces requiring low power and low latency: mobile, wearable, implantable, always-on, radar, voice processing, ...



References

- Murmann, B. "A/D Converter trends: power dissipation, scaling, and digitallyassisted architectures", Proc. IEEE Custom Integrated Circuits Conf. 2008
- O'Connor, P., DeGeronimo, G., "Prospects for charge sensitive amplifiers in scaled CMOS", Nucl. Instrum. Meth. A480 (2002), 713-725
- Radeka, V., Boie, R.A., "Centroid Finding Method for Position-sensitive Detectors", IEEE Trans. Nucl. Sci. 27 (1980), 351-362
- Antilogus, P., et al. "LSST camera readout chip ASPIC: test tools." Journal of Instrumentation 7.02 (2012): C02044.Antilogus, P., et al. "ASPIC: LSST camera readout chip. Comparison between DSI and C&S." Topical Workshop on Electronics for Particle Physics (TWEPP-09). 2009.
- De Geronimo, Gianluigi, Anand Kandasamy, and Paul O'Connor. "Analog peak detector and derandomizer for high-rate spectroscopy." *IEEE Transactions on nuclear science* 49.4 (2002): 1769-1773.
- O'Connor, Paul, Gianluigi De Geronimo, and Anand Kandasamy. "Amplitude and time measurement ASIC with analog derandomization: first results." *IEEE Transactions on Nuclear Science* 50.4 (2003): 892-897.
- Dragone, A., De Geronimo, G., Fried, J., Kandasamy, A., O'Connor, P., Siddons, D. P., ... & Corsi, F. (2006). Pile up rejection and multiple simultaneous events acquisition with the PDD ASIC. In *Research in Microelectronics and Electronics 2006, Ph. D.* (pp. 381-384). IEEE.