Ultimate throughput and energy resolution of analog pulse processing front-ends

Carlo Fiorini

Politecnico di Milano, Dipartimento di Elettronica, Informazione e Bioingegneria, Milano, Italy INFN, Sezione di Milano, Milano, Italy





High-throughput and high-resolution EDS systems

Motivation: evolution of X-ray detection systems to provide the high-rate performances further challenged by ongoing synchrotron upgrades or future sources (a factor 10-100 to beam-on-sample fluxes increase expected)

high count rate capability
(>1Mcounts/s/ch)
small processing time
pile-up management and minimum dead time (max. OCR vs. ICR)



good energy resolution
optimum energy resolution close to Fano limit (~122eV @6keV in Silicon)
good low-energy response

trade-off strategies:

- processing time
- processing type (analog/digital)

This talk will focus on the limits assessable with analog integrated electronics (preamplifier+analog signal processing). The talk will not be a review but a (personal) overview of the main parameters to be optimized and their limits.





The electronics FE and processing chain for EDS detectors









Main limitations in the high-throughput and high-resolution trade-off

- Electronics noise
- Ballistic deficit
- Pile-up
- Count-rate capability (max OCR, OCR vs. ICR)





Electronics noise







Electronics noise contributions







Front-end for Silicon Drift Detectors





- JFET integrated on the SDD
 - lowest total anode capacitance
 - easier interconnection in SDD arrays
 - limited JFET performances (gm, 1/f)
 - sophisticated SDD+JFET technology

- external FET (JFET, MOSFET)
 - better FET performances
 - standard SDD technology
 - larger total anode capacitance
 - interconnection issues in SDD arrays











Electronics noise minimization (for high rates operations)





PMOS vs. NMOS

1/f noise vs. technologies

INFN



CMOS Preamplifier 'CUBE' (L. Bombelli, et al., NSS Conf. Rec., 2011)

- the whole preamplifier is connected close to the SDD (and not only the FET):
- the remaining part of the electronics (the ASIC of analog processing or a DPP) can be placed relatively far from the detector (even 10-100 cm)
- the high transconductance of the input MOS compensates the larger capacitance introduced in the connection SDD-FET







C.Fiorini, IFDEPS, Annecy, 12th of March 2018



Energy resolution with CUBE







Ballistic deficit (1)



- Diffusion of the charge packet while drifting towards the anode
- The width of the current pulse at the anode depends on the generation point





Ballistic deficit (2)



CSA discussion: performances

- Improvement of CMOS CSAs noise at short processing time still possible (although maybe not terrific..)
- still room for minimization of parasitic capacitances (bonding, pads, stray...). Bump-bonded SDD arrays+ASIC an option to be explored? Other specific interconnection development?
- Further shortening shaping time @ constant noise:

$$\frac{C_{T^{2}}}{gm} \frac{1}{\tau} = \frac{ENC^{2}}{const} \qquad \Longrightarrow \qquad \frac{\tau \div C_{T^{2}}}{\tau \div 1/gm} \quad (but remember gm and C_{G} dependency)$$

Questions to be addressed:

- further reduction of C_T ?
- further increase of gm?
- then overall processing time reduction limited by ballistic deficit?
 → detector segmentation with smaller pixels?





CSA discussion: design methods

- Several models (including simulator ones) exist to attempt optimization of MOSFET design and operation point. Differences in technologies play a role to minimize series and 1/f noise.
- Despite availability of design rules and models, design of an ultra low-noise CSA for a specific X-ray spectroscopy detector remains a multiparameter, recursive exercise of 'tailoring' a circuit to 'fit' at the best a detector:





Analog Pulse Processing ASICs for High Count Rate X-ray spectroscopy applications



PROS:

- Suitable for large number of channels
- Lower cost per channel
- Lower power consumption
- Suitable for high-integrated detection systems

CONS:

- Lower throughput (vs. digital pulse processors)
- Less flexible in filter implementation (shape/duration) and configurability
- Possible higher sensitivity to ballistic deficit at very short processing times





Filter comparisons for high-count rate operations (1)







Filter comparisons for high-count rate operations (2)





C.Fiorini, IFDEPS, Annecy, 12th of March 2018



Shaper pulse shortening (vs. chosen technology)



Pile up rejector (PUR)







Output Count Rate Limitation: comparison of 2 PUR Strategies



(1) *t_{rise}* and Low-Threshold based algorithm (De Geronimo, TNS, 2010)



C.Fiorini, IFDEPS, Annecy, 12th of March 2018



OCR limitation due to ADC sampling: \rightarrow derandomization



- Randomly distributed events are sampled with constant sampling frequency
- Some events are not sampled, some samples are wasted
- Different derandomization techniques possible (e.g. P.O'Connor, et al., IEEE TNS, 2003)

Finite Sampling Frequency







Derandomization by an Analog Memory



Memory cells **derandomize** the peak acquisition of pulses, allowing higher channel throughput.





Comparison of PUR algorithms (with derandomization)



Figures of merit:

Throughput: ratio between Output Count Rate (OCR) and Input Count Rate (ICR)

Efficiency (i.e. quality): ratio between Good Pulses (amplitude error <1%) and Accepted Pulses





• SDD+CUBE

- analog shaping
- 200ns pulse width
- 155eV @6keV (11.6e- rms)
- 'delay' PUR

(simulations for TERA design, TERA: Throughput Enhanced Readout Asic, NSS 2017)

ADC fs (MHz)	ICRmax (Mcps)		OCRmax (Mcps)		OCR/ICR (%)
2	3		1,4		45
unlimited	3		1,8		60
ADC fs (MHz)		OCR@10%DT (Mcps)		OCR@20%DT (Mcps)	
2		0,45		0,76	
5		0,67		1,14	
unlimited		0,72		1,18	





Analog ASICs for X-ray spectroscopy: discussion

- Analog ASICs can provide good energy resolution and 0.5-1Mcps/ch count rate, although inferior to throughput capability of state-of-the-art digital processors
- Ultimate throughput takes into account minimum pulse duration for noise performances, ballistic deficit limitations and pile-rejection.
- Potential use still in highly integrated detector systems (with also direct digital output), e.g. from several tens to hundreds of channels (e.g. 100 channels detector @1Mcps/ch. → 100Mcps total throughput) and in systems with power, space and costs limitations (e.g. in some not-synchrotron applications...).
- Bump-bonded SDD-arrays based X-ray spectroscopy detectors may benefit of integration of full analog electronics chain (preamplifier+filter+ADC) in a single ASIC.







thank you for your attention!





